Folkert Kevelam
|
c044e5243b
|
Standardize register access
|
2025-06-27 21:24:40 +02:00 |
|
Folkert Kevelam
|
5e42b68f47
|
Add basic bit types
|
2025-06-27 20:46:07 +02:00 |
|
Folkert Kevelam
|
c4ebe23f73
|
Change compilation switches
|
2025-06-27 20:34:53 +02:00 |
|
Folkert Kevelam
|
2ce6e5ef82
|
Remove erroneous memory layout
|
2025-06-26 13:23:05 +02:00 |
|
Folkert Kevelam
|
120781866f
|
Initial idea for PIO Block registers
|
2025-06-25 23:18:34 +02:00 |
|
Folkert Kevelam
|
b899c9f4ce
|
Add Packed bytes for working with
|
2025-06-25 23:17:52 +02:00 |
|
Folkert Kevelam
|
7edee9f7cc
|
Adding required switches for cortex-m0+
|
2025-06-24 22:41:59 +02:00 |
|
Folkert Kevelam
|
abede4a41c
|
Initial commit
|
2025-06-24 22:38:09 +02:00 |
|
Folkert Kevelam
|
b5d7749cf2
|
Initial commit
|
2025-06-24 22:37:52 +02:00 |
|
Folkert Kevelam
|
efb48f02cf
|
Change to Aspect definitions
|
2025-06-24 22:37:30 +02:00 |
|
Folkert Kevelam
|
2a3a411197
|
Add gprbuild for runtime
|
2025-06-24 22:36:31 +02:00 |
|
Folkert Kevelam
|
4e9879c6a1
|
Initial commit
|
2025-06-23 20:34:39 +02:00 |
|
Folkert Kevelam
|
dd8a75390b
|
Initial commit
|
2025-06-23 20:34:28 +02:00 |
|